Low-Noise, High-Precision Bioamplifier with Integrated Delta-Sigma ADC in 130nm CMOS for ExG Signal Acquisition in Human-Machine Interface Applications

Chetan Pathrabe, Ariane von Schenck, Rhea Lamba, Jeevan Karandikar, Anirudh Menon

Department of Bioengineering University of California, San Diego San Diego, United States

Abstract—This paper presents the design and simulation of a low-noise, high-precision bioamplifier system with an integrated Delta-Sigma ADC for ExG signal acquisition, implemented using the Skywater 130nm PDK in Cadence Virtuoso. The system is designed for human-machine interface applications requiring high-fidelity biopotential signal recording. The integrated bioamplifier has a theoretical gain of about 84 dB. The complete system includes a low-noise frontend amplifier, a Delta-Sigma ADC, and supporting circuitry. Simulation results demonstrate an average power consumption of 66.5 μ W making it suitable for human-machine interface and wearable applications. The design is verified through comprehensive component-level and full-system simulations in Cadence Virtuoso.

Index Terms—Bioamplifier, Delta-Sigma ADC, ExG Signal Acquisition, Human-Machine Interface, Neural Recording, Lownoise Design

I. INTRODUCTION

The advancement of human-machine interfaces and wearable healthcare devices has driven increasing demand for high-precision bioelectrical signal acquisition systems [1], [2]. These systems must effectively record various electrophysiological (ExG) signals, including electroencephalogram (EEG), electrocardiogram (ECG), and electrogastrogram (EGG), which span a wide range of amplitudes and frequencies. Recent neural recording experiments show that extracellular spikes range from several μ V to several hundreds of μ V, while local field potentials (LFPs) and power line interferences can reach the mV range [1].

A significant challenge in ExG signal acquisition is the simultaneous handling of these diverse signal characteristics while maintaining high precision and low noise performance. The bandwidth requirements are particularly demanding, as EGG signals can be as low as 0.033 Hz while neural spikes can extend beyond 1kHz [1]. Moreover, electrode-tissue interface offsets and motion artifacts can easily saturate conventional recording systems, limiting their effectiveness in practical human-machine interface applications [2].

Traditional neural recording architectures face several fundamental limitations:

- Limited dynamic range preventing simultaneous recording of µV-level neural signals and mV-level artifacts
- 2) Insufficient bandwidth for capturing both ultra-slow biopotentials and fast neural dynamics
- 3) Poor recovery time from system saturation due to motion artifacts
- 4) High power consumption limiting practicality for longterm wearable applications

To address these challenges, this paper presents a novel biopotential amplifier with an integrated Delta-Sigma ADC, designed and simulated using the Skywater 130nm PDK in Cadence Virtuoso.

The remainder of this paper is organized as follows: Section II describes the circuit design in the Skywater PDK. Section III presents simulation results and performance characterization. Section IV is a discussion of future work, while Section V concludes the paper.

II. CIRCUIT DESIGN

The circuit design is a one-channel analog-to-digital converter where the differential biopotential signal is capacitively coupled to the OTA through the input capacitor C_{in} (2.2 pF). Consequently, the input signal is integrated by the following integrator. The outputs of the integrator are digitized by a comparator. The noisy comparator output is passed to SR Latch, which further feedback through a digital-to-analog converter to the ADC input stage.

A. Cascode Differential OTA with CMFB

The main amplifier of this circuit is designed using Operational Transconductance Amplifier (OTA). To reduce the input-referred noise while optimizing power consumption, the OTA is implemented as a fully differential, current-reuse architecture. As shown in Fig. 2, cascode OTA is used to achieve high voltage gain and higher bandwidth. The voltage



Fig. 1. System-level block diagram of the bioamplifier showing signal flow through OTA, passive integrator, comparator, SR latch, and DAC stages.

gain of the OTA is dependent on bias current (I_{bias}) and W/L of the MOSFETs, by changing these parameters we can achieve the desired gain. The circuit designed is implemented in [1].

A common-mode feedback circuit (CMFB) is designed to stabilize the fully-differential OTA as shown in Fig. 3. This circuit compares the outputs of the OTA to common-mode voltage (V_{CM}) to generate an output voltage controlling the bias current entering the OTA which balances the common-mode.

Here, V_{DD} is 1.2 V and GND is 0 V, so V_{CM} is 0.6 V. With I_{bias} of 100 μ A we are able to achieve voltage gain of 150.



Fig. 2. Schematic of the folded-cascode OTA with integrated CMFB circuitry

B. Passive Integrator

For lowering the power consumption a passive integrator which consists of a capacitor C_{int} (100 pF) is used to integrate the differential output of the OTA.

C. StrongARM Comparator

A comparator was used to digitize the output of the OTA and transmit feedback to the DAC/SR latch. A StrongARM



Fig. 3. Schematic of common-mode feedback circuit



Fig. 4. StrongARM comparator schematic showing differential pair and crosscoupled stages

latch topology allows elimination of static power, provides rail-to-rail output, and reduces input-referred offset [4]. The latch consists of a clocked differential pair, two cross-coupled pairs, and four precharge switches. Binary output is provided in response to the polarity of $V_{INP}-V_{INN}$. For a positive difference (V_{INP} greater), 1 (VDD) is outputted; for a negative difference (V_{INN} larger), 0 is outputted. The clocked quadratic pulse (f=100 kHz) generates an output value every 10 µs and achieves higher accuracy and lower power compared to a continuous comparator. These latched/dynamic comparators employ strong positive feedback for a "regeneration phase" when clock is high, and have a "reset phase" when clock is low.



Fig. 5. SR latch implementation using cross-coupled NAND gates.

D. SR Latch

The SR (Set-Reset) Latch is implemented using W/L (1u/150nm) NMOS and PMOS transistors configured as two NAND gates. When S is high and R is low, the output becomes high, and when R is high and S is low, the output Q becomes low [5]. The latch holds the comparator output, providing stable high or low voltage outputs. Due to observed oscillations around the 0 bit, two SR latches were implemented in series for improved stability.

E. DAC



Fig. 6. 1-bit DAC implementation using transmission gates.

A 1-bit digital-to-analog converter (DAC) converts the digital SR Latch output into an analog signal for feedback to the ADC input stage. Depending on the digital input (1 or 0), the DAC outputs either V_{ref+} or V_{ref-} , ensuring compatibility between the feedback and analog input signals. This logic is implemented using a 2×1 multiplexer with transmission gates controlled by the SR Latch output and its inversion [6]. The design operates efficiently in a 130 nm CMOS process using two reference voltages and achieves reliable signal conversion for delta-sigma modulation.

III. SIMULATION RESULTS

A. Differential OTA with CMFB

For the circuit, the W/L values for the OTA's pmos transistors are 300u/280n and the nmos transistors are 440 μ /270n. The CMFB circuit's all MOSFETs have W/L of 5u/150n. Other parameters are as follows: V_{DD} = 1.2 V, V_{CM} = 0.6 V, I_{bias} = 100 μ A. As shown in Fig. 8 for an input of 1 μ V 200 Hz sine wave we observe gain of 43.53 dB.

B. Comparator and SR Latch Simulation

The Strong ARM comparator and SR Latch designs were implemented in 1 μ m and 150 nm CMOS process using Cadence Virtuoso. The schematic diagram of both components is shown in Fig. 4 and Fig. 5. For testing, we used:

- Sinusoidal input: $f_{sine} = 200 \text{ Hz}, V_{sine} = 0.1 \text{ mV}$
- Clock frequency: $f_{clk} = 100 \text{ kHz}$
- Supply voltage: VDD = 1.2 V
- Common mode voltage: $V_{CM} = 0.6 V$
- Differential inputs: $V_{INN} = V_{CM} + 0.1 \text{ mV}$, $V_{INP} = V_{CM} 0.1 \text{ mV}$

We completed a transient analysis over 10 ms. The response is shown in Fig. 9 and displays the dynamics anticipated with V_{OUTP} and V_{OUTN} following the clock and jumping between 0 and V_{DD} .

C. Full System Simulation

Fig. 7 shows the entire circuit consisting of all the components discussed above put together. Here, the input signal V_{i_p} & V_{i_n} , integrator output V_{int_p} & V_{int_n} , comparator output V_{comp_p} & V_{comp_n} , output signal (SR Latch output) V_{out_p} & V_{out_n} and DAC feedback V_{DAC_p} & V_{DAC_n} .

We can see that for an input signal of 200 Hz 0.5 mV, we get the desired output as shown in Fig. 10. Comparator outputs are not included in the plot. Fig. 11 shows the set of design parameters.

IV. DISCUSSION AND FUTURE WORK

A. Circuit Performance

As seen in Fig. 10, $V_{out_p} \& V_{out_n}$ show the desired output, the output signal changes with varying differences in the input signal. However, the implemented bioamplifier system gives the desired output only for input voltage above 0.5 mV. In addition, the average power consumption of the entire circuit is 66.5 μ W.

B. Future Directions

Future work will focus on enhancing the bioamplifier's performance and versatility in several key areas:

1) Enhanced Sensitivity: Design optimization for nV-range input signals to detect weaker biopotentials, enabling broader application in neural recording and fine-grained biosignal detection.

2) Power Optimization: Further reduction in power consumption to support long-term wearable or implantable applications, with particular focus on dynamic power scaling and improved circuit topology efficiency.



Fig. 7. Full circuit schematic



Fig. 8. Transient analysis of OTA with CMFB



Fig. 9. Transient analysis of comparator and SRLatch



Fig. 10. Transient analysis of complete system

🚳 Design Variables			
ŀ	中日	Ccmfb	1.5p
ŀ	中日	Cint	100p
ŀ	中日	Cin	2.2p
ŀ	中日	Cout	22f
ŀ	中 日	F	200
ŀ	中日	f_clk	100k
ŀ	中日	lbias	100u
ŀ	中日	lbiasCM	9u
ŀ	中日	VDD	1.2
ŀ	中日	VCM	0.6
ŀ	中日	Vsine	0.5m
ŀ	中日	Vi	0
ŀ	中日	VN	VCM + 0.3
ŀ	中日	VP	VCM - 0.3
ŀ	中日	vrefh	VCM + 0.05
ŀ	中日	vrefl	VCM - 0.05
ŀ	中 日	Wpmos	15.39u
ŀ	中日	Lpmos	280n
ŀ	帕	Wnmos	21.78u
ŀ	中日	Lnmos	270n
ŀ	中日	Wpbias	50u
ŀ	中日	Lpbias	1u

Fig. 11. Design parameters of full circuit

3) Signal Fidelity Improvements: Refinement of noise suppression and filtering techniques through advanced filtering algorithms and improved common-mode rejection.

4) Multi-Channel Development: Expansion into a multichannel system enabling simultaneous recordings from multiple electrodes for comprehensive physiological monitoring.

V. CONCLUSION

This work presents a comprehensive implementation of a low-noise bioamplifier system with integrated delta-sigma ADC in 130nm CMOS technology. Through careful optimization of each component - from the front-end OTA to the feedback DAC - the system demonstrates robust performance in ExG signal acquisition. The implemented architecture provides a foundation for future developments in multi-channel biosignal acquisition systems, with particular promise for humanmachine interface applications.

ACKNOWLEDGMENT

The authors would like to express their sincere gratitude to Professor Gert Cauwenberghs for his invaluable guidance and support throughout this research project. His expertise and insights were instrumental in shaping this work. Special thanks to teaching assistants Shashank and Giorgos for their dedicated assistance and technical support throughout the development process. We also extend our appreciation to all members of the ISN (Integrated Systems and Neuroengineering) Laboratory for their collaborative spirit, constructive feedback, and helpful discussions that contributed to the success of this work.

REFERENCES

- J. Wu et al., "A Low-Noise Low-Power 0.001Hz–1kHz Neural Recording System-on-Chip With Sample-Level Duty-Cycling," in IEEE Transactions on Biomedical Circuits and Systems, vol. 18, no. 2, pp. 263-273, April 2024, doi: 10.1109/TBCAS.2024.3368068.
- [2] J. Xu, A. T. Nguyen, T. Wu, W. Zhao, D. K. Luu and Z. Yang, "A Wide Dynamic Range Neural Data Acquisition System With High-Precision Delta-Sigma ADC and On-Chip EC-PC Spike Processor," in IEEE Transactions on Biomedical Circuits and Systems, vol. 14, no. 3, pp. 425-440, June 2020, doi: 10.1109/TBCAS.2020.2972013.
- [3] T. C. Granado, R. H. Gounella, J. P. Costa, Y. A. O. Assagra and J. P. Carmo, "A biopotential amplifier in CMOS for neural recording on optogenetics applications," 2017 32nd Symposium on Microelectronics Technology and Devices (SBMicro), Fortaleza, Brazil, 2017, pp. 1-4, doi: 10.1109/SBMicro.2017.8113006.
- [4] B. Razavi, "The StrongARM Latch [A Circuit for All Seasons]," in IEEE Solid-State Circuits Magazine, vol. 7, no. 2, pp. 12-17, Spring 2015, doi: 10.1109/MSSC.2015.2418155.
- [5] Lin, S. H., & Yang, H. Z. (2007). Reliable SR latches design using local redundancy. Electronics Letters, 43(2), 1.
- [6] Thankachan, R. P., R. JayakrishnanK, and K. ShahanaT. "Design of 1-Bit DAC for Delta-Sigma Modulator." Int. J. Comput. Appl. (2015): 975-8887.